navbartop.jpg (5613 bytes)
syllabussyllabusnotes




syllabus


bottommenu.jpg (6373 bytes)

CET 452/552 NEWS

Ripple adder VHDL Component

memory loading program has been recompiled to run under MSDOS.  see the lab assignments link

WARNING do not short out the J4 connector.  This will kill the X84 board. Use other connectors where possible.

 

 

 dot_clear.gif (54 bytes)

CET 452/552 - ADVANCED DIGITAL LOGIC DESIGN

Spring 2000

Instructor:  Charles Lipari

Room 165 Tech Center

4:15 - 5:30  MW
Objectives:
  • To study advanced digital logic design techniques in the creation of complex logic functions and systems.
  • Use design automation tools in the creation, simulation and implementation of complex logic.
  • Learn methods and theory of computer logic design: arithmetic/logical units, architectures, and control units.
  • Design and test designs using FPGAs
 

ASU East

Page Last Updated: Wednesday, April 19, 2000
Contact Information | Site Index | Disclaimer